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Abstract
This paper summarizes the idea of Adaptive-Latency DRAM
(AL-DRAM), which was published in HPCA 2015 [64]. The
key goal of AL-DRAM is to exploit the extra margin that is
built into the DRAM timing parameters to reduce DRAM la-
tency. The key observation is that the timing parameters are
dictated by the worst-case temperatures and worst-case DRAM
cells, both of which lead to small amount of charge storage and
hence high access latency. One can therefore reduce latency by
adapting the timing parameters to the current operating tem-
perature and the current DIMM that is being accessed. Us-
ing an FPGA-based testing platform, our work first character-
izes the extra margin for 115 DRAM modules from three major
manufacturers. The experimental results demonstrate that it
is possible to reduce four of the most critical timing parame-
ters by a minimum/maximum of 17.3%/54.8% at 55◦C while
maintaining reliable operation. AL-DRAM adaptively selects
between multiple different timing parameters for each DRAM
module based on its current operating condition. AL-DRAM
does not require any changes to the DRAM chip or its inter-
face; it only requires multiple different timing parameters to be
specified and supported by the memory controller. Real system
evaluations show that AL-DRAM improves the performance of
memory-intensive workloads by an average of 14% without in-
troducing any errors [64].
1. Summary
1.1. Problem: High DRAM Latency
A DRAM chip is made of capacitor-based cells that represent
data in the form of electrical charge. To store data in a cell,
charge is injected, whereas to retrieve data from a cell, charge
is extracted. Such movement of charge happens through a wire
called bitline. Due to the large resistance and the large capaci-
tance of the bitline, it takes long time to access DRAM cells. To
guarantee correct operation, DRAM manufacturers impose a
set of minimum latency restrictions on DRAM accesses, called
timing parameters [44]. Ideally, timing parameters should pro-
vide just enough time for a DRAM chip to operate correctly.
In practice, however, there is a very large margin in the timing
parameters to ensure correct operation under worst-case con-
ditions with respect to two aspects. First, due to process vari-
ation, some outlier cells suffer from a larger RC-delay than
other cells [46, 67], and require more time to be accessed. Sec-
ond, due to temperature dependence, DRAM cells lose more
charge at high temperature [124], and therefore require more
time to be sensed and restored. Due to the worst-case pro-
visioning of timing parameters, it takes longer time to access
most of DRAM under most operating conditions than neces-
sary for correct operation.
1.2. Key Observations and Our Goal
Most DRAM chips do not contain the worst-case cell with
the largest latency. Using an FPGA-based testing platform,
we profile 115 DRAM modules and observe that the slowest
cell, having the smallest amount of charge, for a typical chip is
still faster than that of the worst-case chip. We expose the large
margin built into DRAM timing parameters. In particular, we
identify four timing parameters that are the most critical during
a DRAM access: tRCD, tRAS, tWR, and tRP. At 55◦C, we
demonstrate that the parameters can be reduced by an average
of 17.3%, 37.7%, 54.8%, and 35.2% while still maintaining
correctness.
Most DRAM chips are not exposed to the worst-case tem-
perature of 85◦C. We measure the DRAM ambient tempera-
ture in a server cluster running a very memory-intensive bench-
mark, and find that the temperature never exceeds 34◦C — as
well as never changing by more than 0.1◦C per second. Other
works [38, 39, 71] also observed that worst-case DRAM tem-
peratures are not common and servers operate at much lower
temperatures [38, 39, 71].
Based on these observations, we show that typical DRAM
chips operating at typical temperatures (e.g., 55◦C) are capable
of providing a much smaller access latency, but are neverthe-
less forced to operate at the largest latency of the worst-case
due to the use of only a single set of timing parameters dictated
by the worst case.
Our goal in our HPCA 2015 paper [64] is to exploit the
extra margin that is built into the DRAM timing parameters to
reduce DRAM latency and thus improve performance. To this
end, we first provide a detailed analysis of why we can reduce
DRAM timing parameters without sacrificing reliability.
1.3. Charge & Latency Interdependence
The operation of a DRAM cell is governed by two impor-
tant parameters: i) the quantity of charge and ii) the latency
it takes to move charge. These two parameters are closely
related to each other. Based on SPICE simulations with a
detailed DRAM model, we identify the quantitative relation-
ship between charge and latency [64]. While our HPCA 2015
paper provides the detailed analyses of this relationship, here
we summarize the three key observations. First, having more
charge in a DRAM cell accelerates the sensing operation in the
cell, especially at the beginning of sensing, enabling the oppor-
tunity to shorten the corresponding timing parameters (tRCD
and tRAS). Second, when restoring the charge in a DRAM
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cell, a large amount of the time is spent on injecting the final
small amount of charge into the cell. If there is already enough
charge in the cell for the next access, the cell does not need
to be fully restored. In this case, it is possible to shorten the
latter part of the restoration time, creating the opportunity to
shorten the corresponding timing parameters (tRAS and tWR).
Third, at the end of precharging, i.e., setting the bitline into
the initial voltage level (before accessing a cell) for the next
access, a large amount of the time is spent on precharging the
final small amount of bitline voltage difference from the ini-
tial level. When there is already enough charge in the cell to
overcome the voltage difference in the bitline, the bitline does
not need to be fully precharged. Thus, it is possible to shorten
the final part of the precharge time, creating the opportunity to
shorten the corresponding timing parameter (tRP). Based on
these three observations, we understand that timing parameters
can be shortened if DRAM cells have enough charge.
1.4. Adaptive-Latency DRAM
As explained, the amount of charge in the cell right before an
access to it plays a critical role in whether the correct data is
retrieved from the cell. In Figure 1, we illustrate the impact of
process variation using two different cells: one is a typical cell
(left column) and the other is the worst-case cell which deviates
the most from the typical (right column). The worst-case cell
contains less charge than the typical cell in its initial state. This
is because of two reasons. First, due to its large resistance,
the worst-case cell cannot allow charge to flow inside quickly.
Second, due to its small capacitance, the worst-case cell cannot
store much charge even when it is full. To accommodate such
a worst-case cell, existing timing parameters are set to a large
value.
In Figure 1, we also illustrate the impact of temperature de-
pendence using two cells at two different temperatures: i) a
typical temperature (55◦C, bottom row), and ii) the worst-case
temperature (85◦C, top row) supported by DRAM standards.
Both typical and worst-case cells leak charge at a faster rate at
the worst-case temperature. Therefore, not only does the worst-
case cell have less charge to begin with, but it is left with even
less charge at the worst temperature because it leaks charge at
a faster rate (top-right in Figure 1). To accommodate the com-
bined effect of process variation and temperature dependence,
existing timing parameters are set to a very large value. That is
why the worst-case condition for correctness is specified by the
top-right of Figure 1, which shows the least amount of charge
stored in the worst-case cell at the worst-case temperature in
its initial state. On top of this, DRAM manufacturers still add
an extra latency margin even for such worst-case conditions. In
other words, the amount of charge at the worst-case condition
is still greater than what is required for correctness under that
condition.
If we were to reduce the timing parameters, we would also
be reducing the charge stored in the cells. It is important to
note, however, that we are proposing to exploit only the addi-
tional slack (in terms of charge) compared to the worst-case.
This allows us to provide as strong of a reliability guarantee as
the worst-case. In Figure 1, we illustrate the impact of reducing
the timing parameters. The lightened portions inside the cells
represent the amount of charge that we are giving up by using
the reduced timing parameters. Note that we are not giving up
large
leakage
Typical Cell
small
leakage
small
leakage
large
leakage
Te
m
pe
ra
tu
re
Worst Cell
Te
m
pe
ra
tu
re
Rlow Rhigh
RhighRlow
unfilled
(Rhigh)
unfilled
(Rhigh)
unfilled
(by design)
unfilled
(by design)
unfilled
(by design)
Ty
pi
ca
l
W
or
st
leakage leakage
leakage
Figure 1: Effect of Reduced Latency: Typical vs. Worst
any charge for the worst-case cell at the worst-case tempera-
ture. Although the other three cells are not fully charged in
their initial state, they are left with a similar amount of charge
as the worst-case (top-right). This is because these cells are
capable of either holding more charge (typical cell, left col-
umn) or holding their charge longer (typical temperature, bot-
tom row). Therefore, optimizing the timing parameters (based
on the amount of existing charge slack) provides the opportu-
nity to reduce overall DRAM latency while still maintaining
the reliability guarantees provided by the DRAM manufactur-
ers.
Based on these observations, we propose Adaptive-Latency
DRAM (AL-DRAM), a mechanism that dynamically opti-
mizes the timing parameters for different modules at differ-
ent temperatures. AL-DRAM exploits the additional charge
slack present in the common-case compared to the worst-case,
thereby preserving the level of reliability (at least as high as the
worst-case) provided by DRAM manufacturers.
1.5. DRAM Latency Profiling
We present and analyze the results of our DRAM profiling ex-
periments, performed on our FPGA-based DRAM testing in-
frastructure [22, 48, 49, 50, 64, 69, 99]. Figures 2a and 2b
show the results of this experiment for the read and write la-
tency tests. The y-axis plots the sum of the relevant timing
parameters (tRCD, tRAS, and tRP for the read latency test
and tRCD, tWR, and tRP for the write latency test). The solid
black line shows the latency sum of the standard timing param-
eters (DDR3 DRAM specification). The dotted red line and the
dotted blue line show the acceptable latency parameters that do
not cause any errors for each DIMM at 85◦C and 55◦C, re-
spectively. The solid red line and blue line show the average
acceptable latency across all DIMMs.
(a) Read Latency (b) Write Latency
Figure 2: Access Latency Analysis of 115 DIMMs
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We make two observations. First, even at the highest tem-
perature of 85◦C, DIMMs have a high potential of access with
reduced latency: 21.1% on average for read, and 34.4% on av-
erage for write operations. This is a direct result of the possi-
ble reductions in timing parameters tRCD/tRAS/tWR/tRP —
15.6%/20.4%/20.6%/28.5% on average across all the DIMMs.
As a result, we conclude that process variation and lower tem-
peratures enable a significant potential to reduce DRAM ac-
cess latencies. Second, we observe that at lower temperatures
(e.g., 55◦C), the potential for latency reduction is even greater
(32.7% on average for read, and 55.1% on average for write op-
erations), where the corresponding reduction in timing parame-
ters tRCD/tRAS/tWR/tRP are 17.3%/37.7%/54.8%/35.2% on
average across all the DIMMs.
1.6. Real-System Evaluation
We evaluate AL-DRAM on a real system that offers dynamic
software-based control over DRAM timing parameters at run-
time [9, 10]. We use the minimum values of the timing param-
eters that do not introduce any errors at 55◦C for any module
to determine the latency reduction at 55◦C. Thus, the latency
is reduced by 27%/32%/33%/18% for tRCD/tRAS/tWR/tRP,
respectively. Our full methodology is described in our HPCA
2015 paper [64].
Figure 3 shows the performance improvement of reducing
the timing parameters in the evaluated memory system with
one rank and one memory channel at 55◦C operating temper-
ature. We run a variety of different applications in two dif-
ferent configurations. The first one (single-core) runs only
one thread, and the second one (multi-core) runs multiple ap-
plications/threads. We run each configuration 30 times (only
SPEC benchmarks are executed 3 times due to their large ex-
ecution times), and present the average performance improve-
ment across all the runs and their standard deviation as an error
bar. Based on the last-level cache misses per kilo instructions
(MPKI), we categorize our applications into memory-intensive
or non-intensive groups, and report the geometric mean perfor-
mance improvement across all applications from each group.
We draw three key conclusions from Figure 3. First, AL-
DRAM provides significant performance improvement over
the baseline (as high as 20.5% for the very memory-bandwidth-
intensive STREAM applications [78]). Second, when the
memory system is under higher pressure with multi-core/multi-
threaded applications, we observe significantly higher perfor-
mance (than in the single-core case) across all applications
from our workload pool. Third, as expected, memory-intensive
applications benefit more in performance than non-memory-
intensive workloads (14.0% vs. 2.9% on average). We con-
clude that by reducing the DRAM timing parameters using AL-
DRAM, we can speed up a real system by 10.5% (on average
across all 35 workloads on the multi-core/multi-thread config-
uration).
1.7. Other Results and Analyses in Our Paper
Our HPCA paper includes more DRAM latency analyses and
system performance evaluations.
• Effect of Changing the Refresh Interval on DRAM La-
tency. We evaluate DRAM latency at different refresh in-
tervals. We observe that refreshing DRAM cells more fre-
quently enables more DRAM latency reduction.
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Figure 3: Real System Performance Improvement with AL-DRAM
• Effect of Reducing Multiple Timing Parameters. We
study the potential for reducing multiple timing parame-
ters simultaneously. Our key observation is that reducing
one timing parameter leads to decreasing the opportunity
to reduce another timing parameter simultaneously.
• Analysis of the Repeatability of Cell Failures. We per-
form tests for five different scenarios to determine that
a cell failure due to reduced latency is repeatable: same
test, test with different data patterns, test with timing-
parameter combinations, test with different temperatures,
and read/write test. Most of these scenarios show that a
very high fraction (more than 95%) of the erroneous cells
consistently experience an error over multiple iterations of
the same test.
• Performance Sensitivity Analyses. We analyze the im-
pact of increasing the number of ranks and channels, exe-
cuting heterogeneous workloads, using different row buffer
policies.
2. Significance
2.1. Novelty
To our knowledge, our HPCA 2015 paper is the first work to
i) provide a detailed qualitative and empirical analysis of the
relationship between process variation and temperature depen-
dence of modern DRAM devices on the one side, and DRAM
access latency on the other side (we directly attribute the rela-
tionship between the two to the amount of charge in cells), ii)
experimentally characterize a large number of existing DIMMs
to understand the potential of reducing DRAM timing con-
straints, iii) provide a practical mechanism that can take advan-
tage of this potential, and iv) evaluate the performance benefits
of this mechanism by dynamically optimizing DRAM timing
parameters on a real system using a variety of real workloads.
We make the following major contributions.
Addressing a Critical Real Problem, High DRAM La-
tency, with Low Cost. High DRAM latency is a critical bot-
tleneck for overall system performance in a variety of mod-
ern computing systems [81, 90], especially in real large-scale
server systems [72]. Considering the difficulties in DRAM
scaling [46, 81, 90], the problem is getting worse in future sys-
tems due to process variation. Our HPCA 2015 work leverages
the heterogeneity created by DRAM process variation across
DRAM chips and system operating conditions to mitigate the
DRAM latency problem. We propose a practical mechanism,
Adaptive-Latency DRAM, which mitigates DRAM latency with
very modest hardware cost, and with no changes to the DRAM
chip itself.
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Low Latency DRAM Architectures. Previous works [23,
24, 42, 53, 65, 77, 82, 105, 108, 112, 129] propose new DRAM
architectures that provide lower latency. These works im-
prove DRAM latency at the cost of either significant additional
DRAM chip area (i.e., extra sense amplifiers [77, 105, 112],
an additional SRAM cache [42, 129]), specialized proto-
cols [23, 53, 65, 108] or a combination of these. Our proposed
mechanism requires no changes to the DRAM chip and the
DRAM interface, and hence has almost negligible overhead.
Furthermore, AL-DRAM is largely orthogonal to these pro-
posed designs, and can be applied in conjunction with them,
providing greater cumulative reduction in latency.
Large-Scale Latency Profiling of Modern DRAM Chips.
Using our FPGA-based DRAM testing infrastructure [22, 48,
49, 50, 64, 69, 99], we profile 115 DRAM modules (862
DRAM chips in total) and show that there is significant timing
variation between different DIMMs at different temperatures.
We believe that our results are statistically significant to vali-
date our hypothesis that the DRAM timing parameters strongly
depend on the amount of cell charge. We provide detailed char-
acterization of each DIMM online at the SAFARI Research
Group website [63]. Furthermore, we introduce our FPGA-
based DRAM infrastructure and experimental methodology for
DRAM profiling, which are carefully constructed to represent
the worst-case conditions in power noise, bitline/wordline cou-
pling, data patterns, and access patterns. Such information will
hopefully be useful for future DRAM research.
Extensive Real System Evaluation of DRAM Latency.
We evaluate our mechanism on a real system and show that our
mechanism provides significant performance improvement.
Reducing the timing parameters strips the excessive margin in
DRAM’s electrical charge. We show that the remaining margin
is enough for DRAM to operate correctly. To verify the cor-
rectness of our experiments, we ran our workloads for 33 days
non-stop, and examined their and the system’s correctness with
reduced timing parameters. Using the reduced timing parame-
ters over the course of 33 days, our real system was able to exe-
cute 35 different workloads in both single-core and multi-core
configurations while preserving correctness and being error-
free. Note that these results do not absolutely guarantee that
no errors can be introduced by reducing the timing parameters.
However, we believe that we have demonstrated a proof-of-
concept which shows that DRAM latency can be reduced at no
impact on DRAM reliability. Ultimately, the DRAM manufac-
turers can provide the reliable timing parameters for different
operating conditions and modules.
Other Methods for Lowering Memory Latency. There
are many works that reduce overall memory access latency
by modifying DRAM, the DRAM-controller interface, and
DRAM controllers. These works enable more parallelism
and bandwidth [4, 5, 23, 24, 53, 62, 108, 120, 127, 131], re-
duce refresh counts [48, 69, 70, 99, 119], accelerate bulk op-
erations [24, 107, 108, 109], accelerate computation in the
logic layer of 3D-stacked DRAM [2, 3, 40, 126], enable bet-
ter communication between CPU and other devices through
DRAM [66], leverage DRAM access patterns [41], reduce
write-related latencies by better designing DRAM and DRAM
control policies [25, 58, 106], reduce overall queuing latencies
in DRAM by better scheduling memory requests [11, 12, 28,
35, 43, 45, 51, 52, 59, 60, 61, 78, 79, 80, 86, 87, 92, 104, 114,
115, 116, 117, 118, 130], employing prefetching [6, 21, 26,
27, 32, 34, 36, 37, 59, 83, 84, 85, 88, 89, 91, 93, 113], mem-
ory/cache compression [1, 7, 8, 29, 31, 33, 94, 95, 96, 97, 111,
121, 128], or better caching [47, 100, 101, 110]. Our proposal
is orthogonal to all of these approaches and can be applied in
conjunction with them to achieve even higher latency reduc-
tions.
2.2. Potential Long-Term Impact
Tolerating High DRAM Latency by Exploiting DRAM In-
trinsic Characteristics. Today, there is a large latency cliff be-
tween the on-chip last level cache and off-chip DRAM, leading
to a large performance fall-off when applications start missing
in the last level cache. By enabling lower DRAM latency, our
mechanism, Adaptive-Latency DRAM, smoothens this latency
cliff without adding another layer into the memory hierarchy.
Applicability to Future Memory Devices. We show the
benefits of the common-case timing optimization in modern
DRAM devices by taking advantage of intrinsic characteris-
tics of DRAM. Considering that most memory devices adopt
a unified specification that is dictated by the worst-case op-
erating condition, our approach that optimizes device latency
for the common case can be applicable to other memory de-
vices by leveraging the intrinsic characteristics of the technol-
ogy they are built with. We believe there is significant potential
for approaches that could reduce the latency of Phase Change
Memory (PCM) [30, 55, 56, 57, 75, 98, 102, 103, 123, 125],
STT-MRAM [54, 68, 75], RRAM [122], and Flash mem-
ory [13, 14, 15, 16, 17, 18, 19, 20, 73, 74, 76].
New Research Opportunities. Adaptive-Latency DRAM
creates new opportunities by enabling mechanisms that can
leverage the heterogeneous latency offered by our mechanism.
We describe a few of these briefly.
Optimizing the operating conditions for faster DRAM ac-
cess. Adaptive-Latency DRAM provides different access la-
tency at different operating conditions. Thus, optimizing the
DRAM operating conditions enables faster DRAM access with
Adaptive-Latency DRAM. For instance, balancing DRAM ac-
cesses over different DRAM channels and ranks leads to reduc-
ing the DRAM operating temperature, maximizing the benefits
from Adaptive-Latency DRAM. At the system level, operating
the system at a constant low temperature can enable the use of
AL-DRAM’s lower latency more frequently.
Optimizing data placement for reducing overall DRAM ac-
cess latency. We characterize the latency variation in different
DIMMs due to process variation. Placing data based on this
information and the latency criticality of data maximizes the
benefits of lowering DRAM latency.
Error-correction mechanisms to further reduce DRAM la-
tency. Error-correction mechanisms can fix the errors from
lowering DRAM latency even further, leading to further reduc-
tion in DRAM latency without errors. Future research that uses
error correction to enable even lower latency DRAM is there-
fore promising as it opens a new set of trade-offs.
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